资料下载
×
MAX3624,pdf,datasheet (Low-Jit
消耗积分:3 |
格式:rar |
大小:433 |
2009-09-18
分享资料个
The MAX3624 is a low-jitter precision clock generator
optimized for networking applications. The device integrates
a crystal oscillator and a phase-locked loop
(PLL) clock multiplier to generate high-frequency clock
outputs for Ethernet, Fibre Channel, SONET/SDH, and
other networking applications.
Maxim’s proprietary PLL design features ultra-low jitter
(0.36psRMS) and excellent power-supply noise rejection,
minimizing design risk for network equipment.
The MAX3624 has three LVPECL outputs and one
LVCMOS output. Selectable output dividers and a
selectable feedback divider allow a range of output
frequencies.
Applications
Ethernet Networking Equipment
Fibre Channel Storage Area Network
SONET/SDH Network
optimized for networking applications. The device integrates
a crystal oscillator and a phase-locked loop
(PLL) clock multiplier to generate high-frequency clock
outputs for Ethernet, Fibre Channel, SONET/SDH, and
other networking applications.
Maxim’s proprietary PLL design features ultra-low jitter
(0.36psRMS) and excellent power-supply noise rejection,
minimizing design risk for network equipment.
The MAX3624 has three LVPECL outputs and one
LVCMOS output. Selectable output dividers and a
selectable feedback divider allow a range of output
frequencies.
Applications
Ethernet Networking Equipment
Fibre Channel Storage Area Network
SONET/SDH Network
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
