×

Synthesizable Finite State Mac

消耗积分:3 | 格式:rar | 大小:433 | 2009-09-21

王尚岱

分享资料个

Synthesizable Finite State Machine Design Techniques Using the New SystemVerilog 3.0 Enhancements

This paper details RTL coding and synthesis techniques of Finite State Machine (FSM) design using new Accellera SystemVerilog 3.0 capabilities. Efficient existing RTL coding styles are compared to new SystemVerilog 3.0 enhanced coding styles. SystemVerilog 3.0 enumerated type and implicit port connection enhancements are emphasized in this paper, along with background information detailing reasons why the SystemVerilog 3.0 enhancements were implemented as defined.

下载并关注上传者 低至0.43元/天 开通VIP 免费下载

声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !