资料下载
×
CS5510/CS5511/CS5512/CS5513,pd
消耗积分:5 |
格式:rar |
大小:333 |
2009-09-29
张龙祥
分享资料个
The CS5510/11/12/13 are low-cost, easy-to-use, ΔΣ analog-
to-digital converters (ADCs) which use chargebalance
techniques to achieve 16-bit (CS5510/11) and
20-bit (CS5512/13) performance. The ADCs are available
in a space-efficient, 8-pin SOIC package and are
optimized for measuring signals in weigh scale, process
control, and other industrial applications.
To accommodate these applications, the ADCs include
a fourth-order ΔΣ modulator and a digital filter. When
configured with an external master clock of 32.768 kHz,
the filter in the CS5510/12 provides better than 80 dB of
simultaneous 50 and 60 Hz line rejection, and outputs
conversion words at 53.5 Sps. The CS5511/13 include
an on-chip oscillator which eliminates the need for an external
clock source.
Low-power, flexible supply configurations, compact pinout,
and ease of use make these products ideal
solutions for cost-conscience and space-constrained applications.
to-digital converters (ADCs) which use chargebalance
techniques to achieve 16-bit (CS5510/11) and
20-bit (CS5512/13) performance. The ADCs are available
in a space-efficient, 8-pin SOIC package and are
optimized for measuring signals in weigh scale, process
control, and other industrial applications.
To accommodate these applications, the ADCs include
a fourth-order ΔΣ modulator and a digital filter. When
configured with an external master clock of 32.768 kHz,
the filter in the CS5510/12 provides better than 80 dB of
simultaneous 50 and 60 Hz line rejection, and outputs
conversion words at 53.5 Sps. The CS5511/13 include
an on-chip oscillator which eliminates the need for an external
clock source.
Low-power, flexible supply configurations, compact pinout,
and ease of use make these products ideal
solutions for cost-conscience and space-constrained applications.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
