资料下载
TPA2051D3的I2C™上拉电阻选择
汽车玩家
分享资料个
ABSTRACT
The TPA2051D3 audio subsystem from TI uses the I 2C bus to communicate between integrated circuits in a system. This document explains how to choose the appropriate resistor values for the I 2C interface connection to the TPA2051D3.
Overview The TPA2051D3 uses the I 2C bus to communicate between integrated circuits in a system. It operates as an I 2C slave and employs two signals： SDA （data） and SCL （clock）。 The I 2C pins feature an open-drain architecture; therefore， an external pull-up resistor must be used for the SDA and SCL signals to set the logic high level for the bus. Figure 1 shows a typical application circuit with the TPA2051D3 and the host processor. VIO corresponds to the I 2C bus level， which can range from 1.7 V to 3.3 V
The TPA2051D3 holds the SDA pin low to indicate acknowledgement at each transfer operation. VOL corresponds to the voltage level at the SDA pin during the ACK clock period. By design， the expected VOLMax with a 3.3-mA sink current is VOLMax = 0.2●VIO.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
