资料下载
双5A，20伏同步降压稳压器与集成高侧MOSFET的ADP2325数据表
分享资料个
The ADP2325 is a full featured， dual output， step-down dc-to-dc regulator based on a current mode architecture. The ADP2325 integrates two high-side power MOSFETs and two low-side drivers for the external N-channel MOSFETs. The two pulse-width modulation （PWM） channels can be configured to deliver dual 5 A outputs or a parallel-to-single 10 A output. The regulator operates from input voltages of 4.5 V to 20 V， and the output voltage can be as low as 0.6 V. The switching frequency can be programmed from 250 kHz to 1.2 MHz， or it can be synchronized to an external clock to minimize interference in multirail applications. The dual PWM channels run 180° out of phase， thereby reducing input current ripple as well as reducing the size of the input capacitor. The bidirectional synchronization pin can be programmed at a 60°， 90°， or 120° phase shift to provide for a stackable， multiphase power solution. The ADP2325 can be configured to operate in pulse frequency modulation （PFM） mode at a light load for higher efficiency or in forced PWM mode for noise sensitive applications. External compensation and soft start provide design flexibility. Independent enable inputs and power-good outputs provide reliable power sequencing. To enhance system reliability， the device includes undervoltage lockout （UVLO）， overvoltage protection （OVP）， overcurrent protection， and thermal shutdown. The ADP2325 operates over the −40°C to +125°C junction temperature range and is available in a 32-lead LFCSP_WQ package.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
