资料下载
×
74LS74 pdf datasheet
消耗积分:10 |
格式:rar |
大小:133 |
2008-08-06
131594
分享资料个
54LS74/DM54LS74A/DM74LS74A
Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-triggered
D flip-flops with complementary outputs. The information
on the D input is accepted by the flip-flops on the positive
going edge of the clock pulse. The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock. The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate military/aerospace device (54LS74) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-triggered
D flip-flops with complementary outputs. The information
on the D input is accepted by the flip-flops on the positive
going edge of the clock pulse. The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock. The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate military/aerospace device (54LS74) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
