资料下载
×
74LS112/54LS112 pdf datasheet
消耗积分:10 |
格式:rar |
大小:13 |
2008-08-06
张龙祥
分享资料个
54LS112/DM54LS112A/DM74LS112A
Dual Negative-Edge-Triggered Master-Slave
J-K Flip-Flops with Preset, Clear,
and Complementary Outputs
General Description
This device contains two independent negative-edge-triggered
J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop on the falling edge of the
clock pulse. The clock triggering occurs at a voltage level
and is not directly related to the transition time of the falling
edge of the clock pulse. Data on the J and K inputs may be
changed while the clock is high or low without affecting the
outputs as long as the setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate Military/Aerospace device (54LS112) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
Dual Negative-Edge-Triggered Master-Slave
J-K Flip-Flops with Preset, Clear,
and Complementary Outputs
General Description
This device contains two independent negative-edge-triggered
J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop on the falling edge of the
clock pulse. The clock triggering occurs at a voltage level
and is not directly related to the transition time of the falling
edge of the clock pulse. Data on the J and K inputs may be
changed while the clock is high or low without affecting the
outputs as long as the setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y Alternate Military/Aerospace device (54LS112) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
