资料下载
×
SAA7112 pdf datasheet
消耗积分:5 |
格式:rar |
大小:555 |
2008-08-27
王军
分享资料个
The PELICAN SAA7112 is a video capture device for
applications at the image port of VGA controllers.
The SAA7112 is a combination of a two channel analog
preprocessing circuit including source-selection,
anti-aliasing filter and ADC, an automatic clamp and gain
control, a Clock Generation Circuit (CGC), a digital
multistandard decoder and a SAA7140B based scaler,
including variable horizontal and vertical up and down
scaling and a brightness, contrast and saturation control
circuit (see Fig.1).
It is a highly integrated circuit for desktop video
applications. The decoder is based on the principle of
line-locked clock decoding and is able to decode the colour
of PAL, SECAM and NTSC signals into CCIR-601
compatible colour component values. The SAA7112
accepts as analog inputs CVBS or S-video (Y-C) from TV
or VCR sources, including weak and distorted signals.
An Expansion port for digital video (bidirectional half
duplex, D1 compatible) is also supported to connect to
MPEG or video phone CODEC. At the so called image port
the SAA7112 supports 8-bit (16-bit) wide output data with
auxiliary reference data for interfacing to VGA controllers
The target application for PELICAN is to capture and scale
video images, to be provided as digital video stream
through the image port of a VGA controller, for display via
VGAs frame buffer, or for capture to system memory.
In parallel the SAA7112 incorporates also provisions for
capturing the serially coded data in the vertical blanking
interval (VBI-data). Two principal functions are available:
to capture raw video samples and a versatile data slicer
(data recovery) unit.
The SAA7112 incorporates also a field locked audio clock
generation. This function ensures that there is always the
same number of audio samples associated with a field, or
a set of fields. This prevents the loss of synchronization
between video and audio, during capture or playback.
The circuit can be controlled via the I2C-bus or via its fast
parallel programming mode of the image port interface (full
write/read capability).
applications at the image port of VGA controllers.
The SAA7112 is a combination of a two channel analog
preprocessing circuit including source-selection,
anti-aliasing filter and ADC, an automatic clamp and gain
control, a Clock Generation Circuit (CGC), a digital
multistandard decoder and a SAA7140B based scaler,
including variable horizontal and vertical up and down
scaling and a brightness, contrast and saturation control
circuit (see Fig.1).
It is a highly integrated circuit for desktop video
applications. The decoder is based on the principle of
line-locked clock decoding and is able to decode the colour
of PAL, SECAM and NTSC signals into CCIR-601
compatible colour component values. The SAA7112
accepts as analog inputs CVBS or S-video (Y-C) from TV
or VCR sources, including weak and distorted signals.
An Expansion port for digital video (bidirectional half
duplex, D1 compatible) is also supported to connect to
MPEG or video phone CODEC. At the so called image port
the SAA7112 supports 8-bit (16-bit) wide output data with
auxiliary reference data for interfacing to VGA controllers
The target application for PELICAN is to capture and scale
video images, to be provided as digital video stream
through the image port of a VGA controller, for display via
VGAs frame buffer, or for capture to system memory.
In parallel the SAA7112 incorporates also provisions for
capturing the serially coded data in the vertical blanking
interval (VBI-data). Two principal functions are available:
to capture raw video samples and a versatile data slicer
(data recovery) unit.
The SAA7112 incorporates also a field locked audio clock
generation. This function ensures that there is always the
same number of audio samples associated with a field, or
a set of fields. This prevents the loss of synchronization
between video and audio, during capture or playback.
The circuit can be controlled via the I2C-bus or via its fast
parallel programming mode of the image port interface (full
write/read capability).
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
