×

Embedded Power Supply for Low-

消耗积分:2 | 格式:rar | 大小:201 | 2010-06-27

王秀兰

分享资料个

Abstract—The use of dynamically adjustable power supplies as
a method to lower power dissipation in DSP is analyzed. Power
can be reduced substantially without sacrificing performance in
fixed-throughput applications by slowing the clock and lowering
supply voltage instead of idling when computational workload
varies. This can yield a typical power savings of 30–50%. If
latency can be tolerated, buffering data and averaging processing
rate can yield power reductions of an order of magnitude in some
applications. Continuous variation of the supply voltage can be
approximated by very crude quantization and dithering: a four-
level controller is sufficient to get within a few percent of the
optimal power savings. Significant savings are possible only if the
voltage can be changed on the same time scale as the variations
in workload. A chip has been fabricated and tested to verify
the closed-loop functionality of a variable voltage system. The
controller takes only 0.4 mm2
and draws a maximum of 1 mW
at 2 V with a 40 MHz clock. The control framework developed
is applicable to generic DSP applications.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !