资料下载
CC1050 Errata Notes
刘伟
分享资料个
Switching between certain combinations of frequency words (FREQ) in CC1050
may cause the PLL never to be able to lock. This is most likely to occur in
frequency hopping systems. A software fix solves the problem.
Description and reason for the problem
When a new frequency is selected by updating the FREQ registers or changing the
MAIN.F_REG bit, a non-valid value can be latched due to internal clock skew. This
non-valid value may put the PLL in a deadlock situation and prevent the PLL from
locking.
The deadlock situation can happen if the 3 most significant bits of the FREQ words
are different for the two frequencies. If the 3 most significant bits are equal, the
deadlock will not occur. To ensure that the most significant bits are equal, use the
same reference frequency divider value (REFDIV) for all channels.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
