资料下载
SN74HSTL162822,pdf(14-Bit To 2
笑尽往事
分享资料个
This 14-bit to 28-bit D-type latch is designed for 3.15-V to 3.45-V VCC operation. HSTL levels are expected on the inputs. LVTTL levels are driven on the Q outputs.
All outputs are designed to sink up to 12 mA and include 25- 
series resistors to reduce overshoot and undershoot.
The SN74HSTL162822 is particularly suitable for driving an address bus to two banks of memory. Each bank of 14 outputs is controlled with its own latch-enable () input.
Each of the 14 data (D) inputs is tied to the inputs of two D-type latches, which provide true data at the outputs. While LE\ is low, the outputs (Q) of the corresponding 14 latches follow the D inputs. When is taken high, the Q outputs are latched at the levels set up at the D inputs.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
