×

高性能中频采样系统的设计与实现

消耗积分:5 | 格式:rar | 大小:852 | 2010-12-07

贾小龙

分享资料个

 
 为提高中频采样系统性能,降低板级噪声,加大采样频率的灵活性,设计并实现一种高性能中频采样系统。该系统利用AD9518-4实现可配置的采样时钟,根据不同的采样要求,AD9518-4可提供多路不同频率的输出。系统还采用AD8352型运算放大器作为A/D转换器前端驱动电路,将单端中频输入信号转换为差分信号,并进行相应放大,滤波等工作,配合AD9445型A/D转换器,获得14位低电压差分输出信号。实验结果表明,该系统在40 MHz中频信号输入的情况下,信噪比达到77.4 dBFS,并可实现采样时钟的可编程配置。与传统方案相比,该采样系统信噪比、无杂散动态范围,有效比特位等性能指标都得到明显改善。
Abstract:
 With the aim of improving the performance of IF sampling system, reduce the board-level noise, increase the flexibility of the sampling system, this paper designs and implements a high performance IF sampling system. The system implements a configurable sampling clock with AD9518-4 device. AD9518-4 can provide multichannel outputs with different frequency. The system uses AD8352 operational amplifier which can transform the single-ended signal into the differential signal, amplify and filter the signal as the driver of ADC front-end. The system can obtain 14bit low voltage differential signal with AD9445 analog digital converter. Experimental results show that, the signal to noise rate can reach 77.4dBFS when the input signal frequency is 40MHz and the system can achieve a configurable sampling clock. The RSN, SFDR and ENOB of the sampling system are all obviously improved compared with the traditional scheme.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !