资料下载
×
82C50A pdf datasheet (CMOS Asy
消耗积分:2 |
格式:rar |
大小:333 |
2009-01-08
刘艳
分享资料个
The 82C50A Asynchronous Communication Element
(ACE) is a high performance programmable Universal
Asynchronous Receiver/Transmitter (UART) and Baud
Rate Generator (BRG) on a single chip. Using Intersil’s
advanced Scaled SAJI IV CMOS Process, the ACE will
support data rates from DC to 625K baud (0-10MHz clock).
The ACE’s receiver circuitry converts start, data, stop, and
parity bits into a parallel data word. The transmitter circuitry
converts a parallel data word into serial form and appends
the start, parity, and stop bits. The word length is
programmable to 5, 6, 7, or 8 data bits. Stop bit selection
provides a choice of 1,1.5, or 2 stop bits.
The Baud Rate Generator divides the clock by a divisor
programmable from 1 to 216-1 to provide standard RS-
232C baud rates when using any one of three industry
standard baud rate crystals (1.8432MHz, 2.4576MHz, or
3.072MHz). A programmable buffered clock output
(BAUDOUT) provides either a buffered oscillator or 16X (16
times the data rate) baud rate clock for general purpose
system use.
To meet the system requirements of a CPU interfacing to
an asynchronous channel, the modem control signals RTS,
CTS, DSR, DTR, RI, DCD are provided. Inputs and outputs
have been designed with full TTL/CMOS compatibility in
order to facilitate mixed TTL/NMOS/CMOS system design.
(ACE) is a high performance programmable Universal
Asynchronous Receiver/Transmitter (UART) and Baud
Rate Generator (BRG) on a single chip. Using Intersil’s
advanced Scaled SAJI IV CMOS Process, the ACE will
support data rates from DC to 625K baud (0-10MHz clock).
The ACE’s receiver circuitry converts start, data, stop, and
parity bits into a parallel data word. The transmitter circuitry
converts a parallel data word into serial form and appends
the start, parity, and stop bits. The word length is
programmable to 5, 6, 7, or 8 data bits. Stop bit selection
provides a choice of 1,1.5, or 2 stop bits.
The Baud Rate Generator divides the clock by a divisor
programmable from 1 to 216-1 to provide standard RS-
232C baud rates when using any one of three industry
standard baud rate crystals (1.8432MHz, 2.4576MHz, or
3.072MHz). A programmable buffered clock output
(BAUDOUT) provides either a buffered oscillator or 16X (16
times the data rate) baud rate clock for general purpose
system use.
To meet the system requirements of a CPU interfacing to
an asynchronous channel, the modem control signals RTS,
CTS, DSR, DTR, RI, DCD are provided. Inputs and outputs
have been designed with full TTL/CMOS compatibility in
order to facilitate mixed TTL/NMOS/CMOS system design.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
