资料下载
×
Pipeline and Control Unit Desi
消耗积分:2 |
格式:rar |
大小:144 |
2009-07-27
分享资料个
last month, I discussed the instruction set and the datapath of an xr16
16-bit RISC processor. Now, I’ll explain how the control unit pushes
the datapath’s buttons.
Figure 2 in Part 1 (Circuit Cellar,116) showed the CTRL16 control unit
schematic symbol in context. Inputs include the RDY signal from the
memory controller, the next instruction word INSN15:0 from memory, and
the zero, negative, carry, and overflow outputs from the datapath.
The control unit outputs manage the datapath. These outputs include
pipeline control clock enables,register and operand selectors, ALU
controls, and result multiplexer output enables. Before designing the
control circuitry, first consider how the pipeline behaves in both good
and bad times.
16-bit RISC processor. Now, I’ll explain how the control unit pushes
the datapath’s buttons.
Figure 2 in Part 1 (Circuit Cellar,116) showed the CTRL16 control unit
schematic symbol in context. Inputs include the RDY signal from the
memory controller, the next instruction word INSN15:0 from memory, and
the zero, negative, carry, and overflow outputs from the datapath.
The control unit outputs manage the datapath. These outputs include
pipeline control clock enables,register and operand selectors, ALU
controls, and result multiplexer output enables. Before designing the
control circuitry, first consider how the pipeline behaves in both good
and bad times.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
