资料下载
×
ADN2865,pdf datasheet (Loop Ti
消耗积分:3 |
格式:rar |
大小:502 |
2009-09-15
分享资料个
The ADN2865 provides the receiver functions of quantization,
signal level detect, and clock and data recovery for continuous
data rates from 12.3 Mb/s to 2.7 Gb/s. An integrated
deserialiser supports 8 bit parallel transfer to an FPGA or digital
ASIC. The recovered clock can simultaneously serialize data
supplied in an 8 bit parallel format.
signal level detect, and clock and data recovery for continuous
data rates from 12.3 Mb/s to 2.7 Gb/s. An integrated
deserialiser supports 8 bit parallel transfer to an FPGA or digital
ASIC. The recovered clock can simultaneously serialize data
supplied in an 8 bit parallel format.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
