资料下载
AS7C31024B,3.3V的CMOS 128K的×8的SRAM
分享资料个
The AS7C31024B is a high performance CMOS 1，048，576-bit Static Random Access Memory （SRAM） device organized as 131，072 words x 8 bits. It is designed for memory applications where fast data access， low power， and simple interfacing are desired. Equal address access and cycle times （tAA， tRC， tWC） of 10/12/15/20 ns with output enable access times （tOE） of 5， 6， 7， 8 ns are ideal for high performance applications. Active high and low chip enables （CE1， CE2） permit easy memory expansion with multiple-bank systems. When CE1 is high or CE2 is low， the device enters standby mode. If inputs are still toggling， the device will consume ISB power. If the bus is static， then full standby power is reached （ISB1）。 For example， the AS7C31024B is guaranteed not to exceed 18 mW under nominal full standby conditions. A write cycle is accomplished by asserting write enable （WE） and both chip enables （CE1， CE2）。 Data on the input pins I/O0 through I/O7 is written on the rising edge of WE （write cycle 1） or the active-to-inactive edge of CE1 or CE2 （write cycle 2）。 To avoid bus contention， external devices should drive I/O pins only after outputs have been disabled with output enable （OE） or write enable （WE）。 A read cycle is accomplished by asserting output enable （OE） and both chip enables （CE1， CE2）， with write enable （WE） high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive， or write enable is active， output drivers stay in high-impedance mode.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
