资料下载
AD633低成本模拟乘法器数据表
分享资料个
The AD633 is a functionally complete， four-quadrant， analog multiplier. It includes high impedance， differential X and Y inputs， and a high impedance summing input （Z）。 The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead PDIP and SOIC packages. The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y input is typically less than 0.1% and noise referred to the output is typically less than 100 µV rmsin a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth， 20 V/µs slew rate， and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns. The versatility of the AD633 is not compromised by its simplicity. The Z input provides access to the output buffer amplifier， enabling the user to sum the outputs of two or more multipliers， increase the multiplier gain， convert the output voltage to a current， and configure a variety of applications. For further information， see the Multiplier Application Guide. The AD633 is available in 8-lead PDIP and SOIC packages. It is specified to operate over the 0°C to 70°C commercial temperature range （J Grade） or the −40°C to +85°C industrial temperature range （A Grade）.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
