资料下载
振荡器的频率上变频ad9552数据表
分享资料个
The AD9552 is a fractional-N phase locked loop （PLL） based clock generator designed specifically to replace high frequency crystal oscillators and resonators. The device employs a sigmadelta （Σ-Δ） modulator （SDM） to accommodate fractional frequency synthesis. The user supplies an input reference signal by connecting a single-ended clock signal directly to the REF pin or by connecting a crystal resonator across the XTAL pins. The AD9552 is pin programmable， providing one of 64 standard output frequencies based on one of eight common input frequencies. The device also has a 3-wire SPI interface， enabling the user to program custom input-to-output frequency ratios. The AD9552 relies on an external capacitor to complete the loop filter of the PLL. The output is compatible with LVPECL， LVDS， or single-ended CMOS logic levels， although the AD9552 is implemented in a strictly CMOS process. The AD9552 is specified to operate over the extended industrial temperature range of −40°C to +85°C.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
