资料下载
OXPCIe200_Datasheet
分享资料个
OXPCIe200 Datasheet
Part of PLX\‘s Expresso family of high-performance PCI Express® devices， the OXPCIe200 is a single-chip multi-port bridge with a rich set of connectivity ports and advanced system management to maximize data throughput while substantially reducing CPU and system loading.
A fully integrated， single-lane PCI Express end-point controller and SerDes enables host system to access the USB 2.0 host， SPI and SRAM ports， a PLX high-performance 950 UART， plus user-defined GPIOs/PWMs. The device operates as either dual USB 2.0 host ports or one USB 2.0 host port and one SPI or SRAM port providing a high-throughput communication path from a PCI Express host system to a slave processor or peripherals.
Complete with the Oxide development tools and certified device drivers， the OXPCIe200 is easy to design-in and the ideal connectivity solution for a diverse range of products， including inter-processor communication， device control， I/O expansion， and Multi-modem ExpressCard modules.
Accelerate product development and time to market with Oxide and PLX\’s easy-to-design-in， high-performance serial connectivity solutions that just work.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
