×

74LS160A pdf datasheet

消耗积分:5 | 格式:rar | 大小:413 | 2008-08-06

分享资料个

54LS160A/DM74LS160A, 54LS162A/DM74LS162A
Synchronous Presettable BCD Decade Counters
General Description
The 'LS160 and 'LS162 are high speed synchronous decade
counters operating in the BCD (8421) sequence. They
are synchronously presettable for application in programmable
dividers and have two types of Count Enable inputs plus
a Terminal Count output for versatility in forming synchronous
multistage counters. The 'LS160 has an asynchronous
Master Reset input that overrides all other inputs and forces
the outputs LOW. The 'LS162 has a Synchronous Reset
input that overrides counting and parallel loading and allows
all outputs to be simultaneously reset on the rising edge of
the clock.
Features
Y Synchronous counting and loading
Y High speed synchronous expansion
Y Typical count rate of 35 MHz
Y Fully edge triggered

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !