资料下载
×
High-performance DSP Implement
消耗积分:2 |
格式:rar |
大小:445 |
2010-01-28
贾飞小
分享资料个
Implementing DSP algorithms into silicon is traditionally a challenging,
tedious, error-prone process. Algorithm design favors a higher level of
mathematical and statistical modeling in contrast to RTL logic design
which focuses on bit-level and clock-cycle environments. Devices such
as FPGAs are increasingly difficult to target due to specialized DSP
blocks, multipliers, and memory functions included on-chip. The typical
hand-coded RTL design flow limits design exploration and optimization
resulting in long schedules and less than optimal results.
The Synplify DSP solution offers DSP algorithm designers and hardware
engineers the most efficient way to get their algorithms into silicon.
Synplify DSP uses a unique DSP Synthesis methodology that offers
significant advantages over traditional design flows and competing DSP design tools.
tedious, error-prone process. Algorithm design favors a higher level of
mathematical and statistical modeling in contrast to RTL logic design
which focuses on bit-level and clock-cycle environments. Devices such
as FPGAs are increasingly difficult to target due to specialized DSP
blocks, multipliers, and memory functions included on-chip. The typical
hand-coded RTL design flow limits design exploration and optimization
resulting in long schedules and less than optimal results.
The Synplify DSP solution offers DSP algorithm designers and hardware
engineers the most efficient way to get their algorithms into silicon.
Synplify DSP uses a unique DSP Synthesis methodology that offers
significant advantages over traditional design flows and competing DSP design tools.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
