资料下载
×
silicon tuner的详细设计资料
消耗积分:10 |
格式:rar |
大小:344 |
2010-03-19
417804
分享资料个
silicon tuner的详细设计资料:This project presents a single-chip DVB-T
tuner fabricated in TSMC 0.35μmSiGe process for DVB-T applications. This tuner design adopts the dual conversion architecture with the first IF at 1.2GHz and the second IF at 36MHz. It can not only amplify the received signal with medium noise, but also increase the receiver’s dynamic range without using high performance image-reject filters. The test results show that the loss of balun transformer, and parasitic effects of both bond-wire and PCB layout have degraded the performance of the overall tuner circuit. The post simulation included those non-ideal effects shows well agreements with the measurement results.
Keywords: DVB-T, Tuner, Dual conversion architecture.
tuner fabricated in TSMC 0.35μmSiGe process for DVB-T applications. This tuner design adopts the dual conversion architecture with the first IF at 1.2GHz and the second IF at 36MHz. It can not only amplify the received signal with medium noise, but also increase the receiver’s dynamic range without using high performance image-reject filters. The test results show that the loss of balun transformer, and parasitic effects of both bond-wire and PCB layout have degraded the performance of the overall tuner circuit. The post simulation included those non-ideal effects shows well agreements with the measurement results.
Keywords: DVB-T, Tuner, Dual conversion architecture.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(1)
发评论
-
redder
2011-08-21
0 回复 举报好东西，顶一个 收起回复
- 相关下载
- 相关文章
