资料下载
LDPC码的并行可扩展体系结构
h1654155805.2645
分享资料个
Low-density Parity Codes are gaining increasing popularity for error detection in communication systems due to their high performance and simplicity of implementation. The objective of this project is to design and implement a LDPC decoder with optimized tradeoff between speed and area (hardware requirements). The decoder should be able to decode a (1020,510,3,6) code. Having the flexibility to work for other code rates is desirable. The decoder is based on the Belief Propagation Algorithm that calculates the log-likelihood values of the received signals and then iteratively updates the checknode and bitnode values to make a final hard decision on the received bits at the end of q iterations. This project implements only one iteration stage used in the above decoding process. Each iteration requires the following computations:
1) For each checknode j, calculates the sum of the incoming values
2) The Lcb values are then calculated as
3) The Lbc value for each bit node i, is given by
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
