资料下载
×
ADC12DL066,pdf datasheet (Dual
消耗积分:3 |
格式:rar |
大小:551 |
2009-10-10
敷衍作笑谈
分享资料个
The ADC12DL066 is a dual, low power monolithic CMOS
analog-to-digital converter capable of converting analog input
signals into 12-bit digital words at 66 Megasamples per second
(Msps), minimum. This converter uses a differential,
pipeline architecture with digital error correction and an onchip
sample-and-hold circuit to minimize die size and power
consumption while providing excellent dynamic performance
and a 450 MHz Full Power Bandwidth. Operating on a single
3.3V power supply, the ADC12DL066 achieves 10.7 effective
bits and consumes just 686 mW at 66 Msps, including the
reference current. The Power Down feature reduces power
consumption to 75 mW.
analog-to-digital converter capable of converting analog input
signals into 12-bit digital words at 66 Megasamples per second
(Msps), minimum. This converter uses a differential,
pipeline architecture with digital error correction and an onchip
sample-and-hold circuit to minimize die size and power
consumption while providing excellent dynamic performance
and a 450 MHz Full Power Bandwidth. Operating on a single
3.3V power supply, the ADC12DL066 achieves 10.7 effective
bits and consumes just 686 mW at 66 Msps, including the
reference current. The Power Down feature reduces power
consumption to 75 mW.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
