资料下载
Reducing DC Errors in Op Amps (A
951414
分享资料个
Abstract. An IC op amp design that reduces bias currents below 100 pA over a b55§C to a125§C temperature range is discussed. Super-gain bipolar transistors with on-wafer trimming are used， providing low offset voltage and drift. The key to low bias current is the control of high temperature leakage currents along with the development of reasonably accurate nanoampere current sources with low parasitic capacitance. introduction A bipolar replacement for the LM108 ［1］ drastically reduces offset voltage， bias current and temperature drift. This design， the LM11， does not depend on new technology. Instead， the improvements result from a better understanding of transistor behavior， new circuit techniques and the application of proven offset trimming methods. Table I summarizes the results obtained. The combination of low offset voltage and low bias current is unique to IC op amps， while the performance at elevated temperatures represents an advance in the state of the art. TABLE I. Input error terms of the LM11 show an improvement over FET op amps even at room temperature. There is little degradation in performance from b55§C to 125§C. Other important specifications are somewhat better than LM108A.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
