资料下载
×
US1881 pdf datasheet
消耗积分:5 |
格式:rar |
大小:555 |
2008-07-24
李娜
分享资料个
Based on mixed signal CMOS technology, Melexis US1881 is a Hall-effect device with high magnetic
sensitivity. This multi-purpose latch suits most of the application requirements.
The chopper-stabilized amplifier uses switched capacitor technique to suppress the offset generally observed
with Hall sensors and amplifiers. The CMOS technology makes this advanced technique possible and
contributes to smaller chip size and lower current consumption than bipolar technology. The small chip size is
also an important factor to minimize the effect of physical stress.
This combination results in more stable magnetic characteristics and enables faster and more precise design.
The wide operating voltage from 3.5V to 24V, low current consumption and large choice of operating
temperature range according to “L”, “K” and “E” specification make this device suitable for automotive,
industrial and consumer applications.
The output signal is open-drain type. Such output allows simple connectivity with TTL or CMOS logic by using
a pull-up resistor tied between a pull-up voltage and the device output.
sensitivity. This multi-purpose latch suits most of the application requirements.
The chopper-stabilized amplifier uses switched capacitor technique to suppress the offset generally observed
with Hall sensors and amplifiers. The CMOS technology makes this advanced technique possible and
contributes to smaller chip size and lower current consumption than bipolar technology. The small chip size is
also an important factor to minimize the effect of physical stress.
This combination results in more stable magnetic characteristics and enables faster and more precise design.
The wide operating voltage from 3.5V to 24V, low current consumption and large choice of operating
temperature range according to “L”, “K” and “E” specification make this device suitable for automotive,
industrial and consumer applications.
The output signal is open-drain type. Such output allows simple connectivity with TTL or CMOS logic by using
a pull-up resistor tied between a pull-up voltage and the device output.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
