资料下载
×
74HC139 pdf datasheet
消耗积分:5 |
格式:rar |
大小:133 |
2008-08-06
分享资料个
MM54HC139/MM74HC139
Dual 2-To-4 Line Decoder
General Description
This decoder utilizes advanced silicon-gate CMOS technology,
and is well suited to memory address decoding or data
routing applications. It possesses the high noise immunity
and low power consumption usually associated with CMOS
circuitry, yet has speeds comparable to low power Schottky
TTL logic.
The MM54HC139/MM74HC139 contain two independent
one-of-four decoders each with a single active low enable
input (G1, or G2). Data on the select inputs (A1, and B1 or
A2, and B2) cause one of the four normally high outputs to
go low.
The decoder's outputs can drive 10 low power Schottky TTL
equivalent loads, and are functionally as well as pin equivalent
to the 54LS139/74LS139. All inputs are protected from
damage due to static discharge by diodes to VCC and
ground.
Features
Y Typical propagation delays Ð
Select to outputs (4 delays): 18 ns
Select to output (5 delays): 28 ns
Enable to output: 20 ns
Y Low power: 40 mW quiescent supply power
Y Fanout of 10 LS-TTL devices
Y Input current maximum 1 mA, typical 10 pA
Dual 2-To-4 Line Decoder
General Description
This decoder utilizes advanced silicon-gate CMOS technology,
and is well suited to memory address decoding or data
routing applications. It possesses the high noise immunity
and low power consumption usually associated with CMOS
circuitry, yet has speeds comparable to low power Schottky
TTL logic.
The MM54HC139/MM74HC139 contain two independent
one-of-four decoders each with a single active low enable
input (G1, or G2). Data on the select inputs (A1, and B1 or
A2, and B2) cause one of the four normally high outputs to
go low.
The decoder's outputs can drive 10 low power Schottky TTL
equivalent loads, and are functionally as well as pin equivalent
to the 54LS139/74LS139. All inputs are protected from
damage due to static discharge by diodes to VCC and
ground.
Features
Y Typical propagation delays Ð
Select to outputs (4 delays): 18 ns
Select to output (5 delays): 28 ns
Enable to output: 20 ns
Y Low power: 40 mW quiescent supply power
Y Fanout of 10 LS-TTL devices
Y Input current maximum 1 mA, typical 10 pA
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
