CoolRunner-II CPLD应用资料
This application note describes a method to configure Xilinx FPGAs, such as Spartan-IIETM
and Spartan-3TM FPGAs, using inexpensive small Serial Peripheral Interface (SPI) flash
memories. These devices are physically small with low-pin count, small outline packages.
Using a CoolRunner-IITM CPLD, the SPI bus and protocol are converted to those which are
used by the FPGA for configuration, specifically Master Serial configuration.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
全部0条评论
快来发表一下你的评论吧 !