资料下载
SN54ABT16853, SN74ABT16853,pdf
分享资料个
The 'ABT16853 dual 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus, with its corresponding parity bit, the open-collector parity-error (
) output indicates whether or not an error in the B data has occurred. The output-enable (and ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT16853 provide true data at the outputs.
A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable () and clear () control inputs.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
