×

RT9173D pdf datasheet (Cost-Ef

消耗积分:3 | 格式:rar | 大小:333 | 2008-12-12

小组店小二

分享资料个

The RT9173D is a simple, cost-effective and high-speed
linear regulator designed to generate termination voltage
in double data rate (DDR) memory system to comply with
the JEDEC SSTL_2 and SSTL_18 or other specific
interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices
requirements. The regulator is capable of actively sinking
or sourcing continuous 2A or up to 3A transient peak
current while regulating an output voltage to within 40mV.
The output termination voltage cab be tightly regulated to
track 1/2VDDQ by two external voltage divider resistors or
the desired output voltage can be pro-grammed by externally
forcing the REFEN pin voltage.
The RT9173D also incorporates a high-speed differential
amplifier to provide ultra-fast response in line/load transient.
Other features include extremely low initial offset voltage,
excellent load regulation, current limiting in bi-directions
and on-chip thermal shut-down protection.
The RT9173D are available in the SOP-8 (Exposed Pad)
surface mount packages.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !