×

LTC4300 pdf datasheet (Hot Swa

消耗积分:3 | 格式:rar | 大小:33 | 2009-02-09

分享资料个

The LTC®4300 series hot swappable 2-wire bus buffers
allow I/O card insertion into a live backplane without corruption
of the data and clock busses. When the connection
is made, the LTC4300-1/LTC4300-2 provide bidirectional
buffering, keeping the backplane and card capacitances
isolated. Rise-time accelerator circuitry* allows the use of
weaker DC pull-up currents while still meeting rise-time
requirements. During insertion, the SDA and SCL lines are
precharged to 1V to minimize bus disturbances.
The LTC4300-1 incorporates a CMOS threshold digital
ENABLE input pin, which forces the part into a low current
mode when driven to ground and sets normal operation when
driven to VCC. It also includes an open drain READY output
pin, which indicates that the backplane and card sides are
connected together. The LTC4300-2 replaces the ENABLE
pin with a dedicated supply voltage pin, VCC2, for the card
side, providing level shifting between 3.3V and 5V systems.
Both the backplane and card may be powered with supply
voltages ranging from 2.7V to 5.5V, with no contraints on
which supply voltage is higher. The LTC4300-2 also replaces
the READY pin with a digital CMOS input pin, ACC, which
enables and disables the rise-time accelerator currents.
The LTC4300 is available in a small 8-pin MSOP package.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !