The MAX3636 is a highly flexible, precision phase-lockedloop (PLL) clock generator optimized for the next generationof network equipment that demands low-jitterclock generation and distribution for robust high-speeddata transmission. The device features subpicosecondjitter generation, excellent power-supply noise rejection,and pin-programmable LVDS/LVPECL output interfaces.The MAX3636 provides nine differential outputs and oneLVCMOS output, divided into three banks. The frequencyand output interface of each output bank can be individuallyprogrammed, making this device an ideal replacementfor multiple crystal oscillators and clock distributionICs on a system board, saving cost and space.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉