资料下载
×
74ls164 pdf
消耗积分:10 |
格式:rar |
大小:555 |
2008-04-28
laisvl
分享资料个
These 8-bit shift registers feature gated serial inputs and
an asynchronous clear. A low logic level at either input
inhibits entry of the new data, and resets the first flip-flop to
the low level at the next clock pulse, thus providing com-
plete control over incoming data. A high logic level on
either input enables the other input, which will then deter-
mine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is HIGH or LOW, but only
information meeting the setup and hold time requirements
will be entered. Clocking occurs on the LOW-to-HIGH level
transition of the clock input. All inputs are diode-clamped to
minimize transmission-line effects.
n Gated (enable/disable) serial inputs
n Fully buffered clock and serial inputs
n Asynchronous clear
n Typical clock frequency 36 MHz
n Typical power dissipation 80 mW
an asynchronous clear. A low logic level at either input
inhibits entry of the new data, and resets the first flip-flop to
the low level at the next clock pulse, thus providing com-
plete control over incoming data. A high logic level on
either input enables the other input, which will then deter-
mine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is HIGH or LOW, but only
information meeting the setup and hold time requirements
will be entered. Clocking occurs on the LOW-to-HIGH level
transition of the clock input. All inputs are diode-clamped to
minimize transmission-line effects.
n Gated (enable/disable) serial inputs
n Fully buffered clock and serial inputs
n Asynchronous clear
n Typical clock frequency 36 MHz
n Typical power dissipation 80 mW
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(2)
发评论
-
gjlqingjin
2011-10-01
0 回复 举报good 收起回复
-
gjlqingjin
2011-10-01
0 回复 举报挺好 收起回复
- 相关下载
- 相关文章
