×

74HC/HCT4353 pdf datasheet

消耗积分:3 | 格式:rar | 大小:444 | 2008-07-14

分享资料个

The 74HC/HCT4353 are high-speed Si-gate CMOS
devices. They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT4353 are triple 2-channel analog
multiplexers/demultiplexers with two common enable
inputs (E1 and E2) and a latch enable input (LE). Eachmultiplexer has two independent inputs/outputs (nY0 and
nY1), a common input/output (nZ) and select inputs (S1 to
S3).
Each multiplexer/demultiplexer contains two bidirectional
analog switches, each with one side connected to an
independent input/output (nY0 and nY1) and the other side
connected to a common input/output (nZ).
With E1 LOW and E2 HIGH, one of the two switches is
selected (low impedance ON-state) by S1 to S3.
The data at the select inputs may be latched by using the
active LOW latch enable input (LE). When LE is HIGH, the
latch is transparent. When either of the two enable inputs,
E1 (active LOW) and E2 (active HIGH), is inactive, all
analog switches are turned off.
VCC and GND are the supply voltage pins for the digital
control inputs (S1 to S3, LE, E1 and E2). The VCC to GND
ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT.
The analog inputs/outputs (nY0 and nY1, and nZ) can
swing between VCC as a positive limit and VEE as a
negative limit. VCC − VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is
connected to GND (typically ground).

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !