资料下载
IS61(64)LF12832A,4MB同步流通静态RAM
分享资料个
The ISSI IS61（64）LF12832A， IS64VF12832A， IS61（64） LF/VF12836AandIS61（64）LF/VF25618Aare high-speed， low-power synchronous static RAMs designed to provide burstable， high-performance memory for communication and networking applications. The IS61（64）LF12832A is organized as 131，072 words by 32 bits. The IS61（64）LF/ VF12836A is organized as 131，072 words by 36 bits.The IS61（64）LF/VF25618A is organized as 262，144 words by 18 bits. Fabricated with ISSI‘s advanced CMOS technology， the device integrates a 2-bit burst counter， high-speed SRAM core， and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input. Write cycles are internally self-timed and are initiated by the rising edge of the clock input.Write cycles can be one to four bytes wide as controlled by the write control inputs. Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable （BWE） input combined with one or more individual byte write signals （BWx）。 In addition， Global Write （GW） is available for writing all bytes at one time， regardless of the byte write controls. Bursts can be initiated with either ADSP （Address Status Processor） or ADSC （Address Status Cache Controller） input pins. Subsequent burst addresses can be generated internally and controlled by the ADV （burst address advance） input pin. The mode pin is used to select the burst sequence order， LinearburstisachievedwhenthispinistiedLOW.Interleave burst is achieved when this pin is tied HIGH or left floating.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
