资料下载
40通道16位串行输入电压输出数模转换器ad5370数据表
分享资料个
The AD53701 contains forty 16-bit DACs in a single 64-lead LFCSP and a 64-lead LQFP. The device provides buffered voltage outputs with a span that is 4× the reference voltage. The gain and offset of each DAC channel can be independently trimmed to remove errors. For even greater flexibility， the device is divided into five groups of eight DACs. Three offset DAC channels allow the output range of blocks to be adjusted. Group 0 can be adjusted by Offset DAC 0， Group 1 can be adjusted by Offset DAC 1， and Group 2 to Group 4 can be adjusted by Offset DAC 2. The AD5370 offers guaranteed operation over a wide supply range， with VSS from −16.5 V to −4.5 V and VDD from +9 V to +16.5 V. The output amplifier headroom requirement is 1.4 V operating with a load current of 1 mA. 1 Protected by U.S. Patent No. 5，969，657; other patents pending. The AD5370 has a high speed serial interface that is compatible with SPI， QSPI™， MICROWIRE™， and DSP interface standards and can handle clock speeds of up to 50 MHz. The DAC registers are updated on receipt of new data. All the outputs can be updated simultaneously by taking the LDAC input low. Each channel has a programmable gain and an offset adjust register to allow removal of gain and offset errors. Each DAC output is gained and buffered on chip with respect to an external SIGGNDx input. The DAC outputs can also be switched to SIGGNDx via the CLR pin.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
