资料下载
×
AD5724/AD5734/AD5754 pdf datas
消耗积分:5 |
格式:rar |
大小:666 |
2008-08-14
分享资料个
The AD5724/AD5734/AD5754 are quad, 12-/14-/16-bit, serial
input, voltage output digital-to-analog converters. They operate from single-supply voltages from +4.5 V up to +16.5 V or dual-
supply voltages from ±4.5 V up to ±16.5 V. Nominal full-scale
output range is software-selectable from +5 V, +10 V, +10.8 V, ±5 V, ±10 V, or ±10.8 V. Integrated output amplifiers, reference
buffers, and proprietary power-up/power-down control circuitry are also provided. The parts offer guaranteed monotonicity, integral nonlinearity (INL) of ±16 LSB maximum, low noise, and 10 μs maximum
settling time.
The AD5724/AD5734/AD5754 use a serial interface that operates at clock rates up to 30 MHz and are compatible with DSP and
microcontroller interface standards. Double buffering allows
the simultaneous updating of all DACs. The input coding is
user-selectable twos complement or offset binary for a bipolar
output (depending on the state of Pin BIN/2sComp), and straight binary for a unipolar output. The asynchronous clear function
clears all DAC registers to a user-selectable zero-scale or midscale output. The parts are available in a 24-lead TSSOP and offer
guaranteed specifications over the −40°C to +85°C industrial temperature range.
input, voltage output digital-to-analog converters. They operate from single-supply voltages from +4.5 V up to +16.5 V or dual-
supply voltages from ±4.5 V up to ±16.5 V. Nominal full-scale
output range is software-selectable from +5 V, +10 V, +10.8 V, ±5 V, ±10 V, or ±10.8 V. Integrated output amplifiers, reference
buffers, and proprietary power-up/power-down control circuitry are also provided. The parts offer guaranteed monotonicity, integral nonlinearity (INL) of ±16 LSB maximum, low noise, and 10 μs maximum
settling time.
The AD5724/AD5734/AD5754 use a serial interface that operates at clock rates up to 30 MHz and are compatible with DSP and
microcontroller interface standards. Double buffering allows
the simultaneous updating of all DACs. The input coding is
user-selectable twos complement or offset binary for a bipolar
output (depending on the state of Pin BIN/2sComp), and straight binary for a unipolar output. The asynchronous clear function
clears all DAC registers to a user-selectable zero-scale or midscale output. The parts are available in a 24-lead TSSOP and offer
guaranteed specifications over the −40°C to +85°C industrial temperature range.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
