资料下载
×
SN74LVTH16240 pdf datasheet (3
消耗积分:3 |
格式:rar |
大小:666 |
2008-10-14
鼠爱米
分享资料个
These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V operation, but with the
CC
capability to provide a TTL interface to a 5-V system environment.
The !flLVTH16240 devices are designed specifically to improve both the performance and density of 3-stat
memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide
inverting outputs and symmetrical active-low output-enable (OE
) inputs.
When V
is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
CC
However, to ensure the high-impedance state above 1.5 V, OE
should be tied to V through a pullup resistor;
CC
the minimum value of the resistor is determined by the current-sinking capability of the driver.
CC
capability to provide a TTL interface to a 5-V system environment.
The !flLVTH16240 devices are designed specifically to improve both the performance and density of 3-stat
memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide
inverting outputs and symmetrical active-low output-enable (OE
) inputs.
When V
is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
CC
However, to ensure the high-impedance state above 1.5 V, OE
should be tied to V through a pullup resistor;
CC
the minimum value of the resistor is determined by the current-sinking capability of the driver.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
