×

CS5165/CS5165A pdf datasheet (

消耗积分:3 | 格式:rar | 大小:555 | 2008-10-22

分享资料个

CS5165A 5−Bit Synchronous CPU Buck Controller
The CS5165A synchronous 5−bit NFET buck controller is
optimized to manage the power of the next generation Pentium II
processors. It’s V2 control architecture delivers the fastest transient
response (100 ns), and best overall voltage regulation in the industry
today. It’s feature rich design gives end users the maximum flexibility
to implement the best price/performance solutions for their end
products.
The CS5165A has been carefully crafted to maximize performance and
protect the processor during operation. It has a 5−bit DAC on board that
holds a ±1.0% tolerance over temperature. Its on board programmable
Soft−Start insures a control startup, and the FET nonoverlap circuitry
ensures that both FETs do not conduct simultaneously.
The on board oscillator can be programmed up to 1.0 MHz to give
the designer maximum flexibility in choosing external components
and setting systems costs.
The CS5165A protects the processor during potentially catastrophic
events like overvoltage (OVP) and short circuit. The OVP feature is
part of the V2 architecture and does not require any additional
components. During short circuit, the controller pulses the MOSFETs
in a “hiccup” mode (3.0% duty cycle) until the fault is removed. With
this method, the MOSFETs do not overheat or self destruct.
The CS5165A is designed for use in both single processor desktop and
multiprocessor workstation and server applications. The CS5165A’s
current sharing capability allows the designer to build multiple parallel
and redundant power solutions for multiprocessor systems.
The CS5165A contains other control and protection features such as
Power Good, ENABLE, and adaptive voltage positioning. It is
available in a 16 lead SOIC wide body package.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !