资料下载
×
CD40175.pdf
消耗积分:5 |
格式:rar |
大小:122 |
2008-04-02
孙成红
分享资料个
The CD40174BC consists of six positive-edge triggered Dtype
flip-flops; the true outputs from each flip-flop are externally
available. The CD40175BC consists of four positiveedge
triggered D-type flip-flops; both the true and complement
outputs from each flip-flop are externally available.
All flip-flops are controlled by a common clock and a common
clear. Information at the D inputs meeting the set-up
time requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. The clearing operation,
enabled by a negative pulse at Clear input, clears all
Q outputs to logical “0” and Q s (CD40175BC only) to logical
“1”.
All inputs are protected from static discharge by diode
clamps to VDD and VSS.
flip-flops; the true outputs from each flip-flop are externally
available. The CD40175BC consists of four positiveedge
triggered D-type flip-flops; both the true and complement
outputs from each flip-flop are externally available.
All flip-flops are controlled by a common clock and a common
clear. Information at the D inputs meeting the set-up
time requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. The clearing operation,
enabled by a negative pulse at Clear input, clears all
Q outputs to logical “0” and Q s (CD40175BC only) to logical
“1”.
All inputs are protected from static discharge by diode
clamps to VDD and VSS.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
