VHDL Library of Arithmetic Units
A comprehensive library of arithmetic units written in synthesizable
VHDL code has been developed. The library contains components
for a variety of arithmetic operations and for different
speed requirements. The library components are implemented as
circuit generators in parameterized structural VHDL code. Their
modular and well-documented source code allows for simple usage
and easy customization. Highly efficient circuit architectures
are used, which are optimized for synthesis and cell-based design.
The VHDL library is platform independent, and it provides circuits
with comparable performance, but higher flexibility and a
larger diversity of arithmetic operations compared to commercial
data path libraries.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
全部0条评论
快来发表一下你的评论吧 !