资料下载
xilinx Synthesizable High Perf
分享资料个
xilinx Synthesizable High Performance
Synchronous DRAMs are available in speed grades above 100 MHz using LVTTL I/Os. The
Virtex™ series of FPGAs and the Spartan™-II family of FPGAs have many features, such as
SelectI/O™ resource and the Clock Delay Lock Loop, that make it easy to interface to high
speed Synchronous DRAMs. This application note describes the design and implementation of a synthesizable, parameterizable, flexible, auto-placed-and-routed synchronous DRAM
controller in the Virtex FPGA family. The design can also be implemented with a Spartan-II
device. A 32-bit wide data interface version can run up to 125 MHz when automatically placed
and routed in a Virtex -6 speed grade device. Hand placed versions of the design can run even
faster.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
