资料下载
×
IS45S16400J
消耗积分:1 |
格式:rar |
大小:0.4 MB |
2017-12-06
分享资料个
• Clock frequency: 200, 166, 143, 133 MHz
• Fully synchronous; all signals referenced to a positive clock edge
• Internal bank for hiding row access/precharge
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Self refresh modes
• Auto refresh (CBR)
• 4096 refresh cycles every 64 ms (Com, Ind, A1 grade) or 16ms (A2 grade)
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write operations capability
• Burst termination by burst stop and precharge command
• Fully synchronous; all signals referenced to a positive clock edge
• Internal bank for hiding row access/precharge
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Self refresh modes
• Auto refresh (CBR)
• 4096 refresh cycles every 64 ms (Com, Ind, A1 grade) or 16ms (A2 grade)
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write operations capability
• Burst termination by burst stop and precharge command
•时钟频率：200, 166, 143，133兆赫
完全同步；所有参考正时钟边沿的信号
•隐藏行访问/预充电的内部银行
•单3.3V电源
•LVTTL接口
可编程突发长度
-（1, 2, 4，8，整页）
可编程突发序列：
顺序/交织
•自我刷新模式
•自动刷新（CBR）
•4096刷新周期每64毫秒（COM，Ind，A1级）或16ms（A2级）
•每个时钟周期的随机列地址
•可编程CAS延迟（2, 3个时钟）
•突发读写和突发读/写操作能力
•突发停止和停止预充电命令终止
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
