资料下载
×
介绍使用PCA8550对P6实现无跳线的频率配置,并将PCA
消耗积分:3 |
格式:rar |
大小:52 |
2009-05-23
分享资料个
As the block diagram in Figure 1 illustrates, the PCA8550 consists of eight stages which are conveniently grouped into one integrated circuit. These 8 stages are listed below.
The PCA8550’s Eight Stages:
1. Nine internal pull–ups (10– 150 W) on the four pass-through inputs to avoid floats
2. I2C interface logic to communicate between the two I2C inputs and the 5-bit E2PROM
3. A 5-bit E2PROM to store the packets transferred through the I2C inputs SCL and SDA
4. Five AND gates to drive the E2PROM outputs (Q0 – Q4) low upon override
5. A 4–bit mux to select between E2PROM outputs (Q0–Q3) and the pass–through inputs
6. A 1–bit latch to retain the value of the 5th E2PROM output, NON_MUXED_OUT (Q4)
7. A 1–bit inverter to enable this latch upon request (of the MUX_SELECT pin)
8. A 4–bit buffer to convert the 3.3V CMOS multiplexer outputs into 2.5V outputs
The PCA8550’s Eight Stages:
1. Nine internal pull–ups (10– 150 W) on the four pass-through inputs to avoid floats
2. I2C interface logic to communicate between the two I2C inputs and the 5-bit E2PROM
3. A 5-bit E2PROM to store the packets transferred through the I2C inputs SCL and SDA
4. Five AND gates to drive the E2PROM outputs (Q0 – Q4) low upon override
5. A 4–bit mux to select between E2PROM outputs (Q0–Q3) and the pass–through inputs
6. A 1–bit latch to retain the value of the 5th E2PROM output, NON_MUXED_OUT (Q4)
7. A 1–bit inverter to enable this latch upon request (of the MUX_SELECT pin)
8. A 4–bit buffer to convert the 3.3V CMOS multiplexer outputs into 2.5V outputs
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
