资料下载
cy7c136e/cy7c136ae 1k / 2K×8双端口RAM数据手册
分享资料个
CY7C131E/CY7C131AE/CY7C136E/CY7C136AE are high-speed， low-power CMOS 1K/2K × 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C131E/CY7C131AE/CY7C136E/ CY7C136AE can be used as a standalone dual-port static RAM. It is the solution to applications requiring shared or buffered data， such as cache memory for DSP， bit-slice， or multiprocessor designs. Each port has independent control pins; chip enable （CE）， write enable （R/W）， and output enable （OE）。 Two flags are provided on each port， BUSY and INT. The BUSY flag signals that the port is trying to access the same location， which is currently being accessed by the other port. The INT is an interrupt flag indicating that data is placed in a unique location［1］。 The BUSY and INT flags are push pull outputs. An automatic power-down feature is controlled independently on each port by the chip enable （CE） pins. The CY7C131E/CY7C131AE/CY7C136E/CY7C136AE are available in 52-pin Pb-free PLCC and 52-pin Pb-free PQFP. For a complete list of related documentation， click here.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
