×

Xilinx FPGA配置资料

消耗积分:10 | 格式:rar | 大小:298 | 2010-04-15

生龙活虎3

分享资料个

Platform Flash In-System Programmable Configuration PROMs

When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA DIN
pin. New data is available a short access time after each rising
clock edge. The FPGA generates the appropriate number
of clock pulses to complete the configuration.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(1)
发评论
2011-10-07
0 回复 举报
收起回复

下载排行榜

全部1条评论

快来发表一下你的评论吧 !