资料下载
×
CY25561 pdf datasheet (Spread
消耗积分:3 |
格式:rar |
大小:555 |
2008-09-04
彭友旺
分享资料个
The Cypress CY25561 is a Spread Spectrum Clock Generator
(SSCG) IC used for the purpose of reducing electromagnetic
Interference (EMI) found in today’s high-speed digital
electronic systems.
The CY25561 uses a Cypress proprietary phase-locked loop
(PLL) and Spread Spectrum Clock (SSC) technology to
synthesize and frequency modulate the input frequency of the
reference clock. By frequency modulating the clock, the
measured EMI at the fundamental and harmonic frequencies
of Clock (SSCLK) is greatly reduced.
This reduction in radiated energy can significantly reduce the
cost of complying with regulatory requirements and time to
market without degrading the system performance.
The CY25561 is a very simple and versatile device to use. The
frequency and spread % range is selected by programming S0
and S1 digital inputs. These inputs use three (3) logic states
including High (H), Low (L), and Middle (M) logic levels to
select one of the nine available Spread % ranges. Refer to
Table 1 for programming details.
The CY25561 is intended for use with applications with a
reference frequency in the range of 50 to 166 MHz.
A wide range of digitally selectable spread percentages is
made possible by using Tri-level (High, Low, and Middle) logic
at the S0 and S1 digital control inputs.
The output spread (frequency modulation) is symmetrically
centered on the input frequency.
Spread Spectrum Clock Control (SSCC) function enables or
disables the frequency spread and is provided for easy
comparison of system performance during EMI testing.
The CY25561 is available in an eight-pin SOIC package with
a 0°C-to-70°C operating temperature range.
Refer to the CY25560 data sheet for operation at frequencies
from 25 to 100 MHz.
(SSCG) IC used for the purpose of reducing electromagnetic
Interference (EMI) found in today’s high-speed digital
electronic systems.
The CY25561 uses a Cypress proprietary phase-locked loop
(PLL) and Spread Spectrum Clock (SSC) technology to
synthesize and frequency modulate the input frequency of the
reference clock. By frequency modulating the clock, the
measured EMI at the fundamental and harmonic frequencies
of Clock (SSCLK) is greatly reduced.
This reduction in radiated energy can significantly reduce the
cost of complying with regulatory requirements and time to
market without degrading the system performance.
The CY25561 is a very simple and versatile device to use. The
frequency and spread % range is selected by programming S0
and S1 digital inputs. These inputs use three (3) logic states
including High (H), Low (L), and Middle (M) logic levels to
select one of the nine available Spread % ranges. Refer to
Table 1 for programming details.
The CY25561 is intended for use with applications with a
reference frequency in the range of 50 to 166 MHz.
A wide range of digitally selectable spread percentages is
made possible by using Tri-level (High, Low, and Middle) logic
at the S0 and S1 digital control inputs.
The output spread (frequency modulation) is symmetrically
centered on the input frequency.
Spread Spectrum Clock Control (SSCC) function enables or
disables the frequency spread and is provided for easy
comparison of system performance during EMI testing.
The CY25561 is available in an eight-pin SOIC package with
a 0°C-to-70°C operating temperature range.
Refer to the CY25560 data sheet for operation at frequencies
from 25 to 100 MHz.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
