These dual 4-input positive-NAND gates are designed for 2-V to 5.5-V VCC operation.
The 'LV20A devices perform the Boolean function Y = (A • B • C • D)\ or Y = A\ + B\ + C\ + D\ in positive logic.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
全部0条评论
快来发表一下你的评论吧 !