资料下载
×
PEX8618 pdf datasheet
消耗积分:5 |
格式:rar |
大小:666 |
2008-10-13
分享资料个
The ExpressLane™ PEX 8618 device offers 16 PCI Express Gen 2 (5.0 GT/s) lanes, capable of configuring up to 16 flexible ports. The switch conforms to the PCI Express Base Specification, rev 2.0. The PEX 8618 architecture supports packet cut-thru with the industry's lowest latency of 140ns (x4 to x1) and offers two virtual channels for traffic prioritization in the system. This, combined with large packet memory (2048 byte maximum payload size) and non-blocking internal switch architecture, provide full line-rate on all ports. The PEX 8618 supports both host-centric as well as true peer-to-peer traffic. The PEX 8618 also features an on-chip Non-Transparent port for dual-host and failover applications and supports dual-clock domain operation by virtue of support for Spread Spectrum Clock (SSC) isolation. This switch is hardware configurable and software programmable, allowing users to tailor their port configurations and quality-of-service system needs to suit their application requirements. This device can be used in a wide variety of applications including control planes in the communications and networking markets, servers, storage systems, embedded systems, multi-function printers, network interface adapters, medical imaging systems, industrial-control systems and AMC cards. The PEX 8618 is offered in a 19 x 19mm 324-ball PBGA and is available in both leaded and lead-free packaging.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
