Contents
1 Inverting Buck Boost Topology ............................................................................................ 2
2 Digital Pin Configurations .................................................................................................. 5
3 Startup Behavior and Switching Node Consideration ................................................................ 11
4 External Component Selection .......................................................................................... 11
5 Typical Performance and Waveforms .................................................................................. 13
6 Conclusion .................................................................................................................. 17
7 References ................................................................................................................. 17
List of Figures
1 TPS62175 Buck Topology................................................................................................. 2
2 TPS62175 Inverting Buck Boost Topology ............................................................................. 2
3 Inverting Buck Boost Configuration....................................................................................... 3
4 Maximum Output Current vs. VIN ......................................................................................... 4
5 EN Pin Level Shifter ........................................................................................................ 5
6 EN Pin Level Shifter Test Results ........................................................................................ 6
7 SLEEP Pin Level Shifter ................................................................................................... 7
8 SLEEP Pin Level Shifter Test Results ................................................................................... 8
9 PG Pin Level Shifter ........................................................................................................ 9
10 PG Pin Level Shifter on Startup ......................................................................................... 10
11 PG Pin Level Shifter on Shutdown...................................................................................... 10
12 Startup on EN with 250-mA Load ...................................................................................... 11
13 If Installing C_BYP, Installing Schottky D1 is Required .............................................................. 12
14 Bode Plot at 12-V VIN and 400-mA Load ............................................................................... 13
15 Schematic of Tested Circuit ............................................................................................. 13
16 Normal Mode Efficiency vs. Load Current with VOUT = –5 V ........................................................ 14
17 Sleep Mode Efficiency vs. Load Current with VOUT = –5 V .......................................................... 14
18 Line Regulation with VOUT = –5 V and 100-mA Load ................................................................. 15
19 Load Regulation with VOUT = –5 V ...................................................................................... 15
20 Load Transient Response 10 mA to 400 mA with VIN = 12 V........................................................ 16
21 Input Voltage Ripple, VIN = 12 V and IOUT = 400 mA ................................................................. 16
22 Output Voltage Ripple, VIN = 12 V and IOUT = 400 mA ............................................................... 17
List of Tables
1 Maximum Output Current Calculation for Different Values of VIN and VOUT ......................................... 4
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉